Welcome
We are a design services firm specializing in cutting-edge semiconductor solutions. With a relentless commitment to innovation and a passion for pushing the boundaries of technology, we have established ourselves as a trusted partner for companies seeking top-tier semiconductor design and development expertise.
Browse Our Service Offerings
GMS typically works in highly demanding and challenging markets targeting optimized Small Weight and Power (SWaP) performances.
GMS is active in the community through the publication of core white papers, on its own or in partnership with its systems-level clients.
Our story started as the project of three friends and colleagues. It evolved into a highly professional design organization, staffed by a large crew of sound experts, and constituting a strong workforce to tackle challenging use cases.
News Room
Stay connected with us through exploring our blog that features the latest news in our world.
Spiking Neural Network Hardware Accelerator presented at the IEEE Microelectronics Design & Test Symposium in Albany, NY, May 19. 2025
Green Mountain Semiconductor becomes a member of the National Semiconductor Technology Center (NSTC)
Custom ASIC Design Services
GMS specializes in Custom Analog, Digital & Mixed Signal design . GMS engineers have deep ties to Memory Design (DRAM, SRAM, Emerging NVM) and collectively taped-out a high number of DRAM circuits.
This unique capability is combined with a know-how in logic design, both for high speed interfaces but also for general purpose full custom ASIC development.
AI Circuit Design
GMS has a long history in memory design and has been working with In-memory computing since 2015.
Green Mountain Semiconductor has a long history in memory design, both from within the company itself and from prior work experience of our team.
GMS has been doing fundamental research on compute-in-memory architectures since 2016 and filed 7 patents so far on this topic. GMS is focusing on ultra-low power in-memory neural networks for autonomous AI inferencing. This led to several development contracts with NSF and more recently with NASA. GMS is currently sponsored by this agency for designing a family of rad-hard neuromorphic processors.
Analog & Mixed Signal Design
While we also use state of the art digital tool flows where appropriate, the real world is still analog.
While we also use state of the art digital tool flows where appropriate, the real world is still analog. Some of our products need carefully regulated internal voltages and charge pumps along with sophisticated level shifters, others need programmable H-bridge current drivers and low-noise differential amplifiers.
Special Purpose Applications
We develop advanced concepts, IP & Asics for special applications that cannot reuse commercial off the shelf solutions.
Interface Solutions
GMS has the experience to develop high specific speed PHY interfaces based on its expertise around memories. It developed a family of secondary LPDDR4/4X/5 PHY as well as SPI/QPI.
Markets
Green Mountain Semiconductor Inc. excels in offering advanced semiconductor solutions to a diverse array of industries. Our extensive expertise allows us to contribute meaningfully to sectors where precision and innovation are paramount. Whether addressing the complex needs of cutting-edge aerospace systems, advancing medical technology, or powering high-speed computing platforms, our commitment to excellence and innovation extends across various key markets.
Aerospace and Defense
Green Mountain is able to help reduce data transmission volume and vulnerabilities by developing chips processing critical sensor data in situ and at low power. This encompasses radiation hardness through homegrown design techniques adapted to radiation tolerant technology platforms.
Learn more about Aerospace and DefenseMedical Devices
Green Mountain Semiconductor is a one-stop shop to develop low power Medical Device integrated circuits for patient monitoring and diagnosis from initial design to the final production device. We also developed a specific expertise around mimicking the behavior of the human brain through the development of neuromorphic edge computing IP.
Learn more about Medical DevicesHigh-Performance Computing
Green Mountain Semiconductor brings a sophisticated expertise in memory and high speed I/Os design.This allows to maximize in-memory computation, with the aim to reduce power and increase performance and leverage the high parallelism inherent in the memory architectures
Learn more about High-Performance ComputingWhite Papers
Our firm has authored a multitude of comprehensive white papers. We invite you to explore our library. For full access and the ability to download any of our papers, please submit a request for access.
Co-design of a novel CMOS highly parallel, low-power, multi-chip neural network accelerator
Why do security cameras, sensors, and Siri use cloud servers instead of on-board computation? The lack of very low power, high-performance chips greatly limits the ability to field untethered edge devices. We present the NV-1, a new low-power ASIC AI processor that greatly accelerates parallel processing (10X) with dramatic reduction in energy consumption (>100X), via many parallel combined processor-memory units, i.e., a drastically non-von-Neumann architecture, allowing very large numbers of independent processing streams without bottlenecks due to typical monolithic memory. The current initial prototype fab arises from a successful co-development effort between algorithm- and software-driven architectural design and VLSI design realities. An innovative communication protocol minimizes power usage, and data transport costs among nodes were vastly reduced by eliminating the address bus, through local target address matching. Throughout the development process, the software/architecture team was able to innovate alongside the circuit design team’s implementation effort. A digital twin of the proposed hardware was developed early on to ensure that the technical implementation met the architectural specifications and, indeed, the predicted performance metrics have now been thoroughly verified in real hardware test data. The resulting device is currently being used in a fielded edge sensor application. Additional proofs of principle are in progress, demonstrating the proof on the ground of this new real-world extremely low-power high-performance ASIC device.
Opportunities and Limitations of in-Memory Multiply-and-Accumulate Arrays
In-memory computing is a promising solution to solve the memory bottleneck problem which becomes increasingly unfavorable in modern machine learning systems. In this paper, we introduce an architecture of random access memory (RAM) incorporating deep learning inference abilities. Due to the digital nature of this design, the architecture can be applied to a variety of commercially available volatile and non-volatile memory technologies. We also introduce a multi-chip architecture to accommodate for varying network sizes and to maximize parallel computing ability. Moreover, we discuss the opportunities and limitations of in-memory computing as future neural networks scale, in terms of power, latency and performance. To do so, we applied this architecture to various prevalent neural networks, e.g. Artificial Neural Network (ANN), Convolutional Neural Network (CNN) and Transformer Network and compared the results.
Design and Testing Considerations of an In-Memory AI Chip
In-memory computing is a propitious solution for overcoming the memory bottleneck for future computer systems. In this work, we present the testing and validation considerations for a programmable artificial neural network (ANN) integrated within a phase change memory (PCM) chip, featuring a Nor- Flash compatible serial peripheral interface (SPI). In this paper, we introduce our method for validating the circuit components specific to the ANN application. In addition, high-density in- memory multi-layer ANNs cannot be manufactured without testing and repair of the memory array itself. Therefore, design for testability (DFT) features commonly used in commodity or embedded memory products must be maintained as well. The combination of these two test/characterization steps alleviates the need to test the actual inference functionality in hardware.
Ecosystem Partners
GMS works with key stakeholders in the industry, from research institutions to core manufacturing and assembly partners. A few of these partners are mentioned below.